Chip Scale Packages (CSP) are ideal intermediates between Direct Chip Attach (DCA) and Ball Grid Array (BGA) technologies in terms of both size and cost. Depending upon the application, chip scale packages are either underfilled for better solder joint reliability or are attached with a heat sink to keep the operating temperature of the chip under control. In many applications, as discussed in this paper, both an underfill and a heat sink are required. Quite expectedly the addition of two more materials, heat sink and adhesive, in the board level assembly results in fresh reliability concerns. In particular, the requirements on the underfill material and the heat sink attach adhesive are more rigorous and needless to say, a proper understanding of process and material issues is needed to make such a choice. The inelastic strains experienced by the solder joint (related to the underfill) and the peeling stresses at the heat sink attach adhesive interfaces (related to the thermal adhesive) are used as metric for comparing the number of material choices that are available. Based on the results, it is shown that it is important to choose materials that are thermo-mechanically matched with the rest of the system.

Volume Subject Area:
Electronic and Photonic Packaging
Topics:
Heat sinks, Reliability, Adhesives, Ball-Grid-Array packaging, Solder joints, Manufacturing, Operating temperature, Stress
1.
R. R. Tummala, E. J. Rymaszewski, and A. Klopfenstein, Microelectronics Packaging Handbook, New York, NY, Chapman and Hall, 1997.
2.
Horatio Quinones and Alec Babiarz, “Chip Scale Packaging Reliability,” Proceedings of the International Symposium on Electronic Materials and Packaging, 2000, pp. 398–405.
3.
Caroline Beelen-Hendrikx and Martin Verguld, “Trends in Electronic Packaging and Assembly for Portable Consumer Products,” Proceedings of the Electronics Packaging Technology Conference, 2000, pp. 24–32.
4.
Lejun Wang, and C. P. Wong, “Recent Advances in Underfill Technology for Flip-Chip, Ball Grid Array, and Chip Scale Package Applications,” Proceedings of the International Symposium on Electronic Materials and Packaging, 2000, pp. 224–231.
5.
Liu
Jing
,
Johnson
Wayne
,
Yaeger
Erin
,
Konarski
Mark
and
Crane
Larry
, “
Processing and Reliability of CSPs with Underfill
,”
IEEE Transactions on Electronics Packaging Manufacturing
, Vol.
26
, No.
4
,
2003
, pp.
313
–
319
.
6.
Peng
Haiwei
,
Johnson
Wayne
,
Flowers
George T.
,
Ricketts
Abbey-Gayle
,
Yaeger
Erin
,
Konarski
Mark
,
Torres-Filho
Afranio
, and
Crane
Lawrence
, “
Underfilling Fine Pitch BGAs
,”
IEEE Transactions on Electronics Packaging Manufacturing
, Vol.
24
, No.
4
,
2001
, pp.
293
–
299
.
7.
Reza Ghaffarian, “CSP Assembly Reliability and Effects of Underfill and Double Sided Population,” Proceedings of the Electronic Components and Technology Conference,” 2000, pp. 390–396.
8.
Josef Schneider, “Improved Reliability with Underfilled Area Array Packages,” Proceedings of the International IEEE Conference on Polymers and Adhesives in Microelectronics and Photonics, 2001, pp. 124–129.
9.
Lejun Wang, Suk Chae Kang, Haiying Li, Daniel Baldwin, and C. P. Wong, “Evaluation of Reworkable Underfills for Area Array Packaging Encapsulation,” Proceedings of the International Symposium on Advanced Packaging Materials, 2001, pp. 29–36.
10.
Arun Gowda, Anthony Primavera and K. Srihari, “Rework and Reliability of Underfilled CSP Assemblies,” Proceedings of the Electronic Components and Technology Conference, 2002, pp. 458–466.
11.
Takahisa Doba, “Current Underfills for CSP and BGA,” Proceedings of the International Symposium on Electronic Materials and Packaging, 2000, pp. 240–242.
12.
Ashutosh Joshi, Sandeep Tonapi, William Burdick, Eric Tkaczyk and Joseph Lacey, “Comparison of the Thermal Performance of Wire Bonded and Flip Chip CSPs,” Proceedings of the Intersociety Conference on Thermal Phenomena, 2004, pp. 635–639.
13.
Ananth Prabhakumar, Anita Zhong, Sandeep Tonapi, D. Sherman, H. Cole, F. Schattenmann and K. Srihari, “Comparison Of The Adhesion Strength Of Epoxy And Silicone Based Thermal Interface Materials,” Proceedings of the Electronic Components and Technology Conference, 2003, pp. 1809–1814.
14.
Arun Gowda, David Esler, S. N. Paisner, Sandeep Tonapi, Kaustubh Nagarkar, and K. Srihari, “Reliability Testing Of Silicone-Based Thermal Greases,” Proceedings ofthe IEEE Semiconductor Thermal Measurement and Management Symposium, 2005, pp. 64–71.
15.
Robert Darveaux, “Effect of Simulation Methodology on Solder Joint Crack Growth Correlation,” Proceedings of the Electronic Components and Technology Conference, 2000, pp. 1048–1058.
16.
Hiranmay Dash, GE Transportation, private communication, 2004.
This content is only available via PDF.
Copyright © 2005
 by ASME
You do not currently have access to this content.