In this paper, a nonlinear finite element framework was established for processing mechanics modeling of flip-chip packaging assemblies and relevant layered manufacturing. In particular, topological change was considered in order to model the sequential steps during the flip-chip assembly. Geometric and material nonlinearity, which includes the viscoelastic properties of underfill and the viscoplastic properties of solder alloys, were considered. Different stress-free temperatures for different elements in the same model were used to simulate practical manufacturing process-induced thermal residual stress field in the chip assembly. As comparison, two FEM models (processing model and nonprocessing model) of the flip-chip package considered, associated with different processing schemes, were analyzed. From the finite element analysis, it is found that the stresses and deflections obtained from nonprocessing model are generally smaller than those obtained from the processing model due to the negligence of the bonding process-induced residual stresses and warpage. The stress values at the given point obtained from the processing model are about 20 percent higher than those obtained from the nonprocessing model. The deflection values at the given points obtained from the processing model are usually 25 percent higher than those obtained from the nonprocessing model. Therefore, a bigger error may be caused by using nonprocessing model in the analysis of process-induced residual stress field and warpage in the packaging assemblies.

Issue Section:
Technical Papers
Topics:
Flip-chip, Modeling, Packaging, Stress, Manufacturing, Deflection, Finite element analysis, Warping, Alloys, Bonding, Errors, Finite element methods, Finite element model, Flip-chip assemblies, Flip-chip packages, Residual stresses, Solders, Temperature, Viscoelasticity
1.
Liu, S., and Mei, Y., 1995, “Behaviors of Delaminated Plastic IC Packages Subjected to Encapsulation Cooling, Moisture Absorption and Wave Soldering,” IEEE Trans., CHMT, Sept., pp. 634–645.
2.
Liu, S., et al., 1995, “Investigation of Crack Propagation in Ceramic/Adhesive/Glass System,” IEEE Trans., CHMT, Sept., pp. 627–633.
3.
Liu, S., and Mei, Y., et al., 1995, “Bimaterial Interfacial Crack Growth as a Function of Mode-Mixity,” IEEE Trans., CHMT, Sept., pp. 618–626.
4.
Liu, S., 1998, “An Investigation to Popcorning Mechanisms for IC Plastic Packages: Defect Initiation,” Int. J. of Microcircuits and Electronic Packaging, in press.
5.
Zhu, J., Zou, D., and Liu, S., 1996, “The Effect of Delamination on the Thermal Deformation of Plastic Power Packages by Combined High Temperature Moire´/FEM Approach,” Symposium on Structural Analysis of Electronic Packaging and Fiber Optics, ASME, New York; pp. 141–148.
6.
Yeh
C.
,
Zhou
W.
, et. al., “
Parametric Finite Element Analysis of Flip Chip Reliability
,”
Int, J. of Microcircuits and Electronic Packaging
, Vol.
19
, No.
2
, pp.
120
–
127
.
7.
Yu, S., and Xu, Q., 1996, “Structural Mechanics and Manufacturing Mechanics in Electronic Packaging,” Proceedings of the Second International Symposium on Electronic Packaging Technology, Shanghai, China, December 1996, pp. 120–124.
8.
Hong, B. Z., Yuan, T. D., and Burrell, L. G., 1996, “Anisothermal Fatigue Analysis of Solder Joints in a Convective CBGA Package Under Power Cycling,” Sensing, Modeling and Simulation in Emerging Electronic Packaging, ASME, NY, pp. 39–46.
9.
Ferry, J. D., 1980, Viscoelastic Properties of Polymers, 3rd ed., John Wiley & Sons, New York.
10.
Yeung, T. S., and Yuen, M. M. F., 1996, “Viscoelastic Analysis of IC Package Warpage,” Sensing Modeling and Simulation in Emerging Electronic Packaging, ASME, NY, pp. 101–107.
This content is only available via PDF.
Copyright © 1998
 by The American Society of Mechanical Engineers
You do not currently have access to this content.